



Appl. No. 10/649,785
Art Unit 2133
Customer No. 26694
Confirmation No. 5599
Replacement Sheet




Figure 1 Basic Architecture of Turbo Encoder (Coding Rate = 1/3)




Figure 2 Basic Architecture of Turbo Decoder (Coding Rate = 1/3)




Figure 3. Alpha, Beta and Lambda Calculation Sequence

State Transition in Beta Computation

State m	0	1	2	3	4	5	6	7
Next[m][0]	0	4	5	1	2	6	7	3
Next[m][1]	4	0	1	5	6	2	3	7

State Transition in Alpha Computation

State m	0	1	2	3	4	5	6	7
prev[m][0]	0	3	4	7	1	2	5	6
prev[m][1]	1	2	5	6	0	3	4	7

Figure 4 State Transition in Beta and Alpha Computation.




Figure 5. Beta Computation Block Diagram

Prior Art




Figure 6 Details Beta Computation and Critical Path Block Diagram

Prior Art




Figure 7: The Improved Structure of Beta Computation and Critical Path Diagram




Figure 8 Overall Structure of Pipelined Beta Computation Path Diagram





Figure 9 The pipeline Stages of Beta Computation Diagram




Figure 10 Alpha Computation Block Diagram

Prior Art



Figure 11 Lambda Computation Block Diagram




Figure 12 Details Alpha and Lambda Computation and Critical Path Block Diagram

Prior Art




Figure 13 Improved Structure of Alpha and Lambda Computation and Critical Path Diagram




Figure 15 The Overall Structure of Pipelined Lambda Computation Path Diagram

Appl. No. 10/649,785
Art Unit 2133
Customer No. 26694
Confirmation No. 5599
Replacement Sheet




Figure 16 BER and SNR simulation for original normalization and new normalization
Block length = 3856 bits)

Appl. No. 10/649,785
Art Unit 2133
Customer No. 26694
Confirmation No. 5599
Replacement Sheet




Figure 17 BER and SNR simulation for original normalization and new normalization
(Block length = 5114 bits)